Skip to content

Latest commit

 

History

History
16 lines (9 loc) · 770 Bytes

0046-2020-07-22.md

File metadata and controls

16 lines (9 loc) · 770 Bytes

22 Jul 2020

Previous journal: Next journal:
0045-2020-07-21 0047-2020-07-25

I'm gearing up to try using my XC9572XL board with other components; especially an external ROM and RAM. See t09a.

To this end, I've soldered in some more of the header pins for FB1 and FB2.

Note that there's an error in the silkscreen of the V1 R0 board, for FB1: The pin numbers (i.e. "dotted" numbers) are correct, but the other labels are not.

I've made a diagram to show the label and function of each pin:

XC9572XL CPLD breakout V1 R0 pinout